## RECEIVED 7194485922 CENTRAL FAX CENTER

## JUL 07 2006

## AMENDMENTS TO THE CLAIMS

The following listing of claims replaces all prior versions and listings of claims:

## Listing of Claims:

- 1-5. (Cancelled)
- (Currently Amended) A [[An]] boundary scan test circuit comprising: first and second multiplexers for receiving a shift/capture control signal; first and second capture registers coupled to the first and second multiplexers, respectively;

first and second update registers coupled to the first and second capture registers, respectively;

third and fourth multiplexers coupled to the first and second update registers, respectively, for receiving a mode control signal;

- a buffer section coupled to the third and fourth multiplexers and to a pad; and a first four-input multiplexer receiving the mode control signal and having at least one input coupled to the first multiplexer and at least one input coupled to the third multiplexer.
- 7. (Original) The boundary scan test circuit of claim 6 further comprising means for enabling EXTEST and INTEST instructions to operate independently.
- 8. (Original) The boundary scan test circuit of claim 6 further comprising means for enabling EXTEST and INTEST instructions to operate simultaneously.
- 9. (Original) The boundary scan test circuit of claim 6 further comprising means for testing a bi-directional pad.
- 10. (Original) The boundary scan test circuit of claim 6 further comprising a second four-input multiplexer having at least one input coupled to an input of the first four-input multiplexer.

- (Original) The boundary scan test circuit of claim 6 further comprising 11. a second four-input multiplexer having at least one input coupled to an output of the first four-input multiplexer.
- (Currently Amended) The boundary scan test circuit of claim 6 12. wherein an output of the second four-input [[fourth]] multiplexer provides a control signal for the first four-input multiplexer.
  - (New) A boundary scan test circuit comprising: 13.
- a first multiplexer circuit for receiving a core logic input signal and a shift/capture control signal;
  - a capture register circuit coupled to the first multiplexer circuit;
  - an update register circuit coupled to the capture register circuit;
- a second multiplexer circuit coupled to the update register circuit for receiving a mode control signal; and
  - a buffer coupled to the second multiplexer circuit and to a pad.
- (New) The boundary scan test circuit of claim 13 further comprising 14. circuitry for enabling EXTEST and INTEST instructions to operate independently.
- (New) The boundary scan test circuit of claim 13 further comprising 15. circuitry for enabling EXTEST and INTEST instructions to operate simultaneously.
- (New) The boundary scan test circuit of claim 13 further comprising 16. circuitry for testing a bi-directional pad.
- (New) The boundary scan test circuit of claim 13 wherein the first 17. multiplexer circuit comprises a four-input multiplexer.
- (New) The boundary scan test circuit of claim 13 wherein the second multiplexer circuit comprises a four-input multiplexer.

- (New) The boundary scan test circuit of claim 13 wherein an output of 19. the fourth multiplexer in the second multiplexer circuit provides a control signal for an input of the four-input multiplexer.
- (New) The boundary scan test circuit of claim 13 further comprising a 20. logic circuit coupled between the first and second multiplexer circuits.
- (New) The boundary scan test circuit of claim 13 wherein the capture 21. register circuit provides a scan output signal.
- (New) The boundary scan test circuit of claim 13 wherein the update 22. register circuit receives an update input signal.